VLSI Architecture of Configurable Low Complexity Hard Decision Viterbi Decoder

A Viterbi algorithm has served as a powerful method for decoding of the convolutional code so as to control errors in data transmission over a noisy channel. It is based on maximum likelihood algorithm for decoding the data. However, the hardware implementation of Viterbi algorithm become crucial as it consumes large resources due to its complexity. This paper discusses the implementation of an efficient VHDL implementation of a Viterbi decoder using the concept of pipelining to reduce the critical path (maximum combinational path delay), thereby improving the operating frequency of the design and improving the throughput using ModelSim and Xilinx ISE tools for simulation and synthesis of modules respectively.